Boobalan Deiveegan
VLSI ENGINEER
- Role
- Senior Engineer at Qualcomm
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Boobalan Deiveegan
Contact Number:+91••••••••03Mail:b••••••••@gmail.comEXPERIENCE SUMMARY4 years of Industry experience in ASIC/FPGA as Design Engineer. Working as an Engineer I in Qualcomm, Noida, and UP (April 21- Present). Working as a Design Engineer in Sevya Multimedia Pvt Ltd, Greater Noida, and UP (Oct20-Present). Worked as a Design Engineer in Atria Logic Pvt Ltd, Bangalore, and Karnataka (Mar20-July20). 1.8 years of Internship & Training experience.Completed Professional Training in Design and Verification at Sandeepani School of Embedded System Design (Training Division of CoreEl Technologies) Bangalore, Karnataka (Jun19-Jan20). Worked as Design and Verification Intern in ISRO, Trivandrum, and Kerala (July18-Apr19).SKILL SET Good knowledge in FPGA/ASIC design flow.Experience in the development of RTL Design. Worked in LINT/CDC checks using Spyglass Knowledge on clock domain crossing, Reset domain crossingExperience in IP/Subsystem/SoC level integration.Good exposure on Static timing analysis, Constraints, logic synthesis.Experience in working with Xilinx Spartan 3 & Zed Board FPGA Devices.Skilled in digital design and CMOS fundamentals.Experience in design and debug in Xilinx FPGA tools (Vivado and ISE)Experience in Verification and debug in EDA tools (Questasim)Good knowledge of IP, Block, SoC Level Verification.Knowledge of Code Coverage and Functional coverageKnowledge of Development of Verification Environment in UVM.Basics Knowledge on AMBA APB, AHB, AXI Protocol.Good knowledge of Digital design, well-skilled hands-on designing combinational and sequential circuits.Tools:questasim, Modelsim, XILINX Vivado, Spartan 3, SpyglassOSWindows, LinuxLanguages:Verilog, VHDL, SystemVerilog, SystemVerilog Assertion, Basics of C.Methodology:UVM(Basics)Scripting Language:Basics of TCL
Experience
Senior Engineer
Dec 2025 — Present
Education
Pondicherry University
M.Tech, Electrical, Electronics and Communications Engineering
2017 — 2019
Institute of Road and Transport Technology
BE - Bachelor of Engineering, Electronics and Communications Engineering
2013 — 2017
SSV Higher Secondary School ,Senthamangalam, Villupuram
Higher Secondary Course Certificate, Mathematics and Biology
2011 — 2013
SSV Higher Secondary School ,Senthamangalam, Villupuram
Secondary School Leaving Certificate, Maths , Science , Social Science, English ,Tamil
2009 — 2011
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.