About Bojun Wang
9 years of working experience as Design verification engineer including ~2 years for DF…
Experience
Present
Skills
- Verilog
- Cadence Spectre
- Cadence
- Modelsim
- Uvm
- C++
- Xilinx Ise
- Computer Architecture
- Matlab
- Fpga
- Asic
- Cadence Virtuoso
- Vlsi
- C
- Vhdl
- Systemverilog
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.