Brijesh Vaghasiya

Engineer at Google

Role
Silicon Design Verification Engineer at Google
Location
Bengaluru, KA, IN
LinkedIn followers
500 followers

Experience

  1. Silicon Design Verification Engineer

    Google

    Jul 2022 — Present

Education

  • Dharmsinh Desai University

    Bachelor of Engineering (B.E.), Electrical, Electronics and Communications Engineering

    2008 — 2012

Skills

  • Tcl
  • Verilog
  • Vhdl
  • C
  • Perl
  • C++ Language
  • Open Verification Methodology
  • Vlsi
  • Algorithms
  • C++
  • Linux
  • Modelsim
  • Functional Verification
  • Asic
  • Uvm
  • Pcie
  • Systemverilog
  • Sata

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Brijesh Vaghasiya — Silicon Design Verification Engineer at Google in Bengaluru, KA, IN | Unifers