Bin Liang

Staff Engineer at Qualcomm

Role
Design Engineer at Qualcomm
Location
San Jose, CA, US
LinkedIn followers
500 followers

About Bin Liang

Comprehensive knowledge in SRAM design=> Solid knowledge of circuit analysis and simulation=> Strong ability of scripting/programming: Perl/Tcl/C, Python=> Hands-on experience with back-end physical IC design=> Hands-on experience with PCB design for testing and demonstration=> EDA and simulation tools: Cadence Spectre/Virtuoso, Synopsys ICC, Mentor Calibre, Altos, EspCV, Verdi, RedHawk, Totem, LabVIEW, Allegro, MATLAB

Experience

  1. Design Engineer

    Qualcomm

    Apr 2013 — Present

    SRAM Design

Education

  • University of California, Santa Cruz

    Master of Engineering, Electrical Engineer

    2007 — 2010

  • Zhejiang University

    Bachelor, Electrical Engineering

    2002 — 2006

Skills

  • Analog
  • Matlab
  • Fpga
  • Cadence Virtuoso
  • Simulations
  • Labview
  • Mixed Signal

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Bin Liang — Design Engineer at Qualcomm in San Jose, CA, US | Unifers