Bhavika Ranjeet Kumar
Silicon DFT Engineer @Google | EE (Dual Degree) @IIT Bombay \'23 | Design For Testability
- Role
- Silicon Dft Engineer at Google
- Location
- Mumbai, MH, IN
- LinkedIn followers
- 500 followers
About Bhavika Ranjeet Kumar
I\'m a senior undergraduate, majoring in Electrical Engineering (specialization in VLSI), at IIT Bombay. My interest lies in the field of SoC testing.Experience of working with DFT(Design For Testability) team for about 8 months divided over 3 internships in summers at Google. I have worked with various design tools such as Tessent(Mentor), Genus(Cadence), DC(synopsis), etc. End-to-end experience with SSN (Streaming Scan Network). Looking forward to opportunities that will allow me to expand my skill set.
Experience
Silicon Dft Engineer
Jul 2023 — Present · IN
Education
Indian Institute of Technology, Bombay
Dual Degree (BTech + MTech), Specialization: Microelectronics (VLSI), Electrical Engneering
Indian Institute of Technology, Bombay
Minor, Computer Science
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.