Bharat Ragi
VLSI DV at HCLTech
- Role
- Design Verification Engineer at HCLTech
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Bharat Ragi
Dedicated VLSI Design Verification engineer with expertise in Verilog, UVM, SystemVerilog, and assertion-based verification methodologies. Proficient in coding, debugging, and functional verification for complex digital systems. Passionate about leveraging technical skills to ensure robust semiconductor designs and contribute to innovative solutions in the VLSI domain.
Experience
Design Verification Engineer
Jun 2025 — Present · Bengaluru, IN
Education
Savitribai Phule Pune University
Bachelor of Engineering - BE
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.