Bharani Rajendiran
- Role
- Sr Asic Design Engineer at Esperanto Technologies, Inc
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Bharani Rajendiran
Specialties: Assembly language, C, C++, Cadence icfb, Circuit design, Computer…
Experience
Sr Asic Design Engineer
Jul 2023 — Present
Skills
- Linux
- Matlab
- Vlsi
- Verilog
- Perl
- Circuit Design
- Unix
- C++
- Vhdl
- C
- Very-Large-Scale Integration (Vlsi)
- Modelsim
- Ncsim
- Digital Signal Processing
- Shell Scripting
- Assembly Language
- Systemverilog
- Cvs
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.