Bhanu Singh
PhD | ASIC Design Verification
- Role
- Dv at Niobium
- Location
- Andover, MA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Dv
Aug 2025 — Present
Education
Birla Institute of Technology and Science, Pilani
Master of Engineering (M.Eng.), Microelectronics
Case Western Reserve University
Doctor of Philosophy (Ph.D.), Computer Engineering
Birla Institute of Technology and Science, Pilani
B.E.(Hons), Electrical & Electronics Engineering
Skills
- Logic Design
- Ic
- Soc
- Computer Architecture
- Vhdl
- Simulations
- Modelsim
- Semiconductors
- Spice
- C
- Integrated Circuit Design
- Logic Synthesis
- Hardware
- Static Timing Analysis
- Synopsys Tools
- Cadence Virtuoso
- Mixed Signal
- Uvm
- Functional Verification
- Matlab
- Low-Power Design
- Arm
- Rtl Design
- Very-Large-Scale Integration (Vlsi)
- Systemverilog
- Debugging
- Verilog
- Cmos
- Application-Specific Integrated Circuits (Asic)
- System on a Chip (Soc)
- Fpga
- Asic
- Tcl
- Perl
- Embedded Systems
- Eda
- Vlsi
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.