Bala Balasubramanian

ASIC Implementation Lead at Meta

Role
Asic Implementation Lead - Infra Silicon at Meta
Location
San Jose, CA, US
LinkedIn followers
500 followers

Experience

  1. Asic Implementation Lead - Infra Silicon

    Meta

    Aug 2022 — Present · Sunnyvale, CA, US

Skills

  • Engineering
  • Vlsi
  • Integrated Circuit Design
  • Microprocessors
  • Logic Synthesis
  • Hardware Architecture
  • Functional Verification
  • Logic Design
  • Mixed Signal
  • Circuit Design
  • Vhdl
  • Simulations
  • Rtl Design
  • Soc
  • Debugging
  • Formal Verification
  • Asic
  • Timing Closure
  • Low-Power Design
  • Arm
  • Modelsim
  • Static Timing Analysis
  • Primetime
  • Perl
  • Eda
  • Verilog
  • Systemverilog
  • Signal Integrity
  • Semiconductors
  • Processors
  • Cmos
  • Ic
  • Tcl
  • Analog
  • Physical Design

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Bala Balasubramanian — Asic Implementation Lead - Infra Silicon at Meta in San Jose, CA, US | Unifers