Badrinarayan Parthasarathy
- Role
- Design Verification Engineer at Microsoft
- Location
- Seattle, WA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Badrinarayan Parthasarathy
What gets measured, gets done ~
Experience
Design Verification Engineer
Jun 2019 — Present
Skills
- Debugging
- Test Planning
- Fpga
- Data Structures
- Verilog
- Synopsys Tools
- Data Center Virtualization
- Memory Management
- Arm Architecture
- Security
- Object Oriented Design
- Clearquest
- Verdi
- Microcontrollers
- Asic
- C
- Sharepoint
- Simulations
- Pcie
- Silicon Validation
- Modelsim
- Altera Quartus
- Rtos
- C++
- Intel Pipe4
- I2c
- Eclipse Dvt
- Field-Programmable Gate Arrays (Fpga)
- Vlsi
- Sas (Serially Attached Scsi)
- Sata
- Python
- Computer Architecture
- Firmware
- Functional Coverage
- Software Development
- Vhdl
- Circuit Design
- Embedded Systems
- Simulink
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.