Babu Chacko
Logic Design Engineering Manager at Intel Corporation
- Role
- Logic Design Engineering Manager Power Delivery Integration Power Management Ip at Intel
- Location
- Hillsboro, OR, US
- LinkedIn followers
- 500 followers
About Babu Chacko
Accomplished Digital Design Engineer with 18 years hands-on experience in ASIC and SoC RTL design, micro-architecture, and silicon debug. Proven track record delivering high-performance, low-power IPs and SoCs across advanced process nodes, from specification through post-silicon validation. Deep expertise in power management, power delivery, reset/clocking, integration, and cross-functional execution across Design Verification (DV), physical design, firmware, and silicon teams.
Experience
Logic Design Engineering Manager Power Delivery Integration Power Management Ip
Mar 2022 — Present
Education
University of Cincinnati
Masters of Science, Computer Engineering
2005 — 2007
Anna University Chennai
Bachelor of Engineering, Electrical and Electronics Engineering
2001 — 2005
Skills
- Very-Large-Scale Integration (Vlsi)
- System on a Chip (Soc)
- Debugging
- Simulations
- Timing Closure
- Perl
- Static Timing Analysis
- C
- C++
- Physical Design
- Logic Design
- Computer Architecture
- Rtl Coding
- Application-Specific Integrated Circuits (Asic)
- Verilog
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.