Ayush Srivastava
Physical Design Engineer(G2) at NXP Semiconductors | Microelectronics and VLSI Design | nanoDC Lab | IIT Gandhinagar | ECE | NIT Mizoram | Gold Medalist
- Role
- Physical Design Engineer(G2) at 恩智浦半导体
- Location
- Pune District, MH, IN
- LinkedIn followers
- 500 followers
About Ayush Srivastava
Strong fundamentals in Digital System Design, VLSI Design, Semiconductor device Physics, Verilog, Python, C. My area of Interest are PV, PNR, STA, Machine learning assisted CAD tools, Low Power VLSI Design, In Memory Computing, Logic in Memory devices, Computer Architecture. I am a Hardworking, Honest and Dedicated person.
Experience
Physical Design Engineer(G2)
Apr 2025 — Present · Pune, IN
Education
Indian Institute of Technology Gandhinagar
Master of Technology - MTech, Microelectronics and VLSI Design
2021 — 2023
National Institute of Technology Mizoram
Bachelors of Technology , Electronics and Communications Engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.