Avee Kumar
Validation Engineer at Qualcomm || Pre and Post Silicon Validation || IIT Delhi Alumnus || DTU (DCE) Alumnus
- Role
- Validation Engineer at Qualcomm
- Location
- Delhi, IN
- LinkedIn followers
- 500 followers
About Avee Kumar
2 Years of experience in Validation of highly integrated wireless SOCs (System-On-Chip) targeted at Mobile at Qualcomm- Experience in Pre-Silicon Validation on FPGA based HW platforms - Post Silicon Validation with actual Si on HW board based platforms - Silicon bring-up and Debugging - Lauterbach Trace32 -> 6 Months internship experience in Cadence Design, Noida - Designed Modular Fractional Frequency Divider with very low resolution Digital Delta Sigma Modulator - Estimated Systematic spurs level and jitters - Implemented Layout design -> 2 Months internship experience in Cadence Design, Bangalore - Worked on low power, low area D flip flop and Power-On Circuit (POC) cell (Samsung 7nm node)- Wrote test benches for setup, hold, C2Q delay and leakage for D flip flop and power, delay and hysteresis for POC cell on various PVT corners and Monte Carlo simulation on worst case corners- Performed Quality Checks-PERC, Asserts Checks and Floating Gate/Bulk Checks and Reliability simulation (HCI and BTI)- Calculated jitters using Eye-diagram caused by ISI and supply noise with Pseudo Random Binary Sequence -> MTech in VLSI Design Tools and Technology (VDTT) from Indian Institute of Technology Delhi, sponsored by Cadence Design, Bangalore-> Completed BTech in Electronics & Communication from Delhi Technological University (Delhi College of Engineering).
Experience
Validation Engineer
Jun 2020 — Present · Bengaluru, IN
2 Years of experience in Pre and Post Si Validation of highly integrated wireless SOCs (System-On-Chip) targeted at Mobile- Experience in Pre-Silicon Validation on FPGA based HW platforms - Post Silicon Validation with actual Si on HW board based platforms - Silicon bring-up and Debugging - Lauterbach Trace32
Education
Indian Institute of Technology, Delhi
Master of Technology - MTech, VLSI Design Tools and Technology (VDTT)
2018 — 2020
R.B.Ram Roop Vidya Mandir, Shakti Nagar, Delhi
Senior Secondary Examination, English, Hindi, Maths, Science, Social Science
2009 — 2010
Delhi Technological University
Bachelor of Technology (BTech), Electronics and communication engineering
2013 — 2017
R.P.V.V., Kishan Ganj
Higher Secondary Examination, Science
2011 — 2012
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.