Atharva Ponkshe
Staff Engineer at Qualcomm
- Role
- Staff Engineer at Qualcomm
- Location
- Pune, MH, IN
- LinkedIn followers
- 500 followers
About Atharva Ponkshe
PROFILE KEYWORDS: Design Verification | Functional Verification | Pre-Silicon VerificationSKILL SET:HDL : Verilog | SystemVerilogDV Methodologies: UVM | Constrained-Random | Coverage-Driven | Assertions-BasedProgramming : C | C++Scripting : Tcl | PerlEDA Tools : QuestaSim | ModelSim FPGA Synthesis Suite : Xilinx VivadoCONTACT DETAILS:Email - a••••••••@gmail.com
Experience
Staff Engineer
Dec 2025 — Present · Pune, IN
Through aquisition of Ventana Micro Systems
Education
University of Mumbai
Bachelor's degree, Electrical, Electronics and Communications Engineering
2011 — 2015
Portland State University
Master of Science (MS), Electrical & Computer Engineering
2015
Skills
- Tcl
- Cadence Schematic Capture
- Raspberry Pi
- Functional Verification
- Physical Design
- Circuit Design
- Static Timing Analysis
- Cadence Virtuoso Layout Editor
- Rtl Design
- Jmp
- Android Studio
- Drc
- Vlsi
- Python
- Questasim
- Fpga
- C
- Asic
- Systemverilog
- Vhdl
- Signal Integrity Analysis
- Perl
- Xilinx Vivado
- Verilog
- C++
- Java
- Arduino
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.