Abarajithan Thamarai Manalan
Senior Design Verification Engineer at Microchip
- Role
- Senior Design Verification Engineer at Microchip Technology Inc.
- Location
- Chandler, AZ, US
- LinkedIn followers
- 500 followers
About Abarajithan Thamarai Manalan
I am an optimistic Graduate Student currently specializing and actively seeking Full-time opportunities in the field of ASIC/Digital Design and verification.SKILLS-HDL Programming and Verification Languages - VHDL, Verilog / System Verilog and UVM. Computer Architecture: Pipelining, ILP, Caches, Branch Prediction, Out of Order Execution and GPU Architecture.Verification: Reusable Layered Testbench, Constraint Random Testing, SVA, Functional Coverage and DPI.Digital Design: Logic Design, Synthesis, STA, DFT. Scripting Languages - Python, Shell and Perl. Programming Languages - C, Embedded C, C++, JAVA. CAD Tools: Xilinx– ISE, Vivado, SDK, SD AccelMentor Graphics– ModelSim, QuestasimCadence– Virtuoso, Spectre, AssuraSynopsys- Tetramax, HSPICE, Design Compiler and Vision. FPGA and Microcontroller Boards: Zynq- Zed-board, Zybo, Spartan 6, AVR (ATmega-8, 16, 32 series) and Arduino. Operating System: Linux/Unix- Ubuntu, Red-hat, Windows. Key Strengths-Analytical Thinking and Problem-Solving Skills-Flexibility -Determined and persistent-Self Starter -Quick Learner-Communication Skills
Experience
Senior Design Verification Engineer
Jul 2024 — Present · US
Education
University of North Carolina at Charlotte
Master's degree, Computer Engineering
2018 — 2020
Rajalakshmi Engineering College
Bachelor of Engineering - BE, Electrical and Electronics Engineering
2013 — 2017
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.