Ashwin Harikumar Nair
Analog/Mixed Signal IC Design | Optical Serdes | DDR
- Role
- Sr Staff Analog Mixed Signal Designer at Ayar Labs
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
About Ashwin Harikumar Nair
Analog/Mixed Signal Designer working on Serdes2025-now -> High Speed Serdes 20••••24-> Multi GBps clocking circuits for DDR5/LP5 PHY for Intel System-on-Chip (SoC) products.2015-19 -> PLLs/Current Reference generators for intel Atom Cores/5G Modem MPHY2013-15 -> MS Analog Circuits ASU, Intern at High Speed IO Lab Intel (SATA 6G)Hands on Experience with - High Speed Clock Reception, DLL, Distribution, Duty Cycle Correction/Detection, Data path design, Serializers, Clock Splitters, Clock Crossing Circuits, Equalizers and Digital Calibration Loops/FSMsEntire Analog/Mixed Signal Design flow - variation, EMIR analysis, Aging, Mixed Signal Timing - with multiple successful tape out experience on sub 10nm CMOS Finfet (TSMC)
Experience
Sr Staff Analog Mixed Signal Designer
Feb 2025 — Present · Austin, TX, US
Serdes/Optical IO
Education
Arizona State University
Masters, Electrical and Electronics Engineering
Arizona State University
Master's degree, Electrical Engineering
2013 — 2015
National Institute of Technology Calicut
Bachelor of Technology (BTech), Electrical, Electronics and Communications Engineering
2007 — 2011
Skills
- Pcb Design
- Lt Spice
- Vlsi
- Analog Circuit Design
- Testing
- Electrical Engineering
- Cadence
- Analog
- Simulink
- Verilog
- C
- Programming
- Mixed Signal
- Circuit Design
- Asic
- Python
- Multis
- C++
- Semiconductors
- Automation
- Validation
- Matlab
- Ltspice
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.