Ashok K Murugavel
Principal Engineer at Intel Corporation
- Role
- Soc Design Engineering Manager at Intel
- Location
- Portland, OR, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Soc Design Engineering Manager
Jul 2021 — Present · Hillsboro, OR, US
Education
University of Madras
Bachelor of Engineering (B.E.), Computer Science & Engineering
1994 — 1998
University of South Florida
Doctor of Philosophy (Ph.D.), Computer Science & Engineering
1999 — 2003
Vanavani
High School
1986 — 1994
Skills
- Vlsi
- Application-Specific Integrated Circuits (Asic)
- Verilog
- Logic Design
- Semiconductors
- Rtl Design
- Eda
- Physical Design
- Static Timing Analysis
- Very-Large-Scale Integration (Vlsi)
- Integrated Circuits (Ic)
- Low-Power Design
- Computer Architecture
- Cadence Virtuoso
- Vhdl
- Asic
- Tcl
- Systemverilog
- Circuit Design
- Ic
- Cmos
- System on a Chip (Soc)
- Soc
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.