Ashish Kuthagodu
IC Design Engineer at Broadcom
- Role
- Ic Design Engineer at Broadcom
- Location
- San Francisco, CA, US
- LinkedIn followers
- 500 followers
About Ashish Kuthagodu
Design Verification Engineer (SystemVerilog/UVM) at Broadcom Inc.Masters\' Degree (May, 2015) specializing in Digital VLSI Design and EDA from the University of Minnesota, Twin Cities.Skills: • Verilog HDL, System Verilog,+ UVM.• Scripting using Perl, TCL, shell and Python.• Synopsys VCS, Verdi, Cadence Incisive/Xcelium.• C, C++, Java• SCM using git, gitolite.• CI with Jenkins, Atlassian Bamboo
Experience
Ic Design Engineer
Jun 2015 — Present · San Francisco, CA, US
Design Verification Engineer, Broadcom Inc.(Jan, 2017 - Current)• Design Verification using System Verilog and UVM.• Block level Verification of the 802.11 MAC layer.• Develop Testbenches for verification of new design blocks and features.• Work with RTL designers, F/W teams to fix bugs, and achieve verification goals.• Maintain, monitor and debug regression failures.• Develop and maintain automation scripts for regressions, CA jobs, analyzing results.Design Automation Engineer, Broadcom Inc.(May, 2015 - Jan, 2017)• Develop and maintain front-end flows and methodologies.• Develop and maintain internal SCM tools and wrappers including git, gitolite, Fisheye, Crucible, Bamboo.• Develop internal wrappers for task automations, regressions and validations.• Interact with Tool vendors for feature validation, enhancements, bugs and flows involving front-end simulators Cadence Virtuoso, Synopsys VCS and Verdi.• Gate-level simulation using Avery SimXact, debug and flow qualification.
Education
Little Lillys English School, Bangalore
SSLC
1993 — 2006
KLES's S Nijalingapa PU College
Pre-University (11th and 12th), Science (Physics, Chemistry, Maths and Electronics)
2006 — 2008
University of Minnesota
Master of Science (MS), Electrical and Electronics Engineering
2013 — 2015
Visvesvaraya Technological University
Bachelor of Engineering, Electronics and Communication
2008 — 2012
Skills
- Digital Signal Processors
- Perl
- Embedded Systems
- Data Structures
- Microcontrollers
- Xilinx
- Microprocessors
- C
- Vlsi
- Matlab
- Verilog
- Embedded C
- Modelsim
- Vhdl
- Tcl
- Python
- Testing
- Image Processing
- Arduino
- Ruby
- Fpga
- Algorithms
- C++
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.