Asheesh Malviya
Physical Design Engineer Trainee @Vlsiguru Training Institute
Signup · Get unlimited contacts
WORK HISTORY
Physical Design Engineer Trainee @Vlsiguru Training Institute
EDUCATION
Sri Bhagawan Mahaveer Jain College
Pre University
North Carolina State University
Master of Science - MS
BNM Institute Of Technology
Bachelor's degree
ABOUT ASHEESH MALVIYA
Passionate Computer Engineering graduate student specializing in VLSI Physical Design and ASIC/SoC development. Proficient in RTL-to-GDSII flow, with hands-on experience in:• Floorplanning, placement, and routing• Clock Tree Synthesis (CTS)• Power planning and optimization• Static Timing Analysis (STA)• Design Rule Checking (DRC) and Layout vs. Schematic (LVS)Skilled in industry-standard EDA tools including Synopsys (Design Compiler, IC Compiler) and Cadence (Innovus, Virtuoso) and Ansys(Redhawk-SC).Dedicated to optimizing chip performance, power efficiency, and area (PPA) in advanced technology nodes. Eager to contribute to cutting-edge semiconductor projects and push the boundaries of integrated circuit design.Actively seeking full-time opportunities in Physical Design Engineering to apply my academic knowledge and drive innovation in the semiconductor industry.
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.