Aravinda Acharya
ASIC Design for Testability Engineer
- Role
- Asic Design for Testability Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Asic Design for Testability Engineer
Apr 2022 — Present · Bengaluru, IN
Education
Manipal Centre For Information Science
MS, VLSI-CAD
2009 — 2011
Visvesvaraya Technological University
BE, Electronics and Communication
2003 — 2007
Skills
- Asic
- Static Timing Analysis
- Integrated Circuit Design
- Perl
- Eda
- Atpg
- Dft
- Vlsi
- Verilog
- Ncsim
- Logic Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.