Apurva Patel

Chief Architect , HW Engineering (Silicon and Systems)| ex-Apple | ex-SUN | ex-Intel

Role
Chief Architect- CTO Office at Renesas Electronics
Location
Santa Clara, CA, US
LinkedIn followers
500 followers

About Apurva Patel

A pragmatic and multidimensional leader with entrepreneurial drive and a proven track record of leading, building and transforming organizations to consistently deliver innovative and commercially successful products.+ Versatile technologist with extensive knowledge of advanced silicon and systems technologies+ Strong portfolio of achievements in rapidly driving innovations into high-volume manufacturing, achieving multimillion-dollar cost reductions+ Proven success in all areas of development (Silicon and Systems) and manufacturing operations: Product concept to volume shipment in outsourced OEM/ODM/CM models + Managed and contributed to the success of complex vertically integrated silicon and system products at Intel, Apple and SUN/Oracle.+ Adept at worldwide capacity planning, supply chain optimization, and manufacturing best practices to maximize product margins.+ Leadership skills to inspire team members with an innate ability to see the big pictureStrengths and Executive-level: Strategic Planning, Competitive Analysis, Budgeting/MRP, Building Teams+ Semiconductor Process+ Silicon (SoC) Design and Validation+ Hardware systems development (HW/FW/SW)Development+ Pre-Silicon Val (PSS), Performance Arch, FW, Post-Si Val and HVM - COT/OEM/ODM/CM models+ Program Management+ Foundry Management+ Package and Assembly engineering: Substrate design, Signal integrity, Organic/Ceramic+ Thermal Technologies for Silicon and systems:+ IP and Contract/Licensing Negotiations, Vendor Relationships - Asia/Europe/US

Experience

  1. Chief Architect- CTO Office

    Renesas Electronics

    Mar 2026 — Present · San Jose, CA, US

Education

  • University of Mumbai

    Bachelor of Science (BS), Electrical and Electronics Engineering

  • Stony Brook University

    Master's degree, Electrical and Electronics Engineering

  • Stony Brook University

    MSEE, Electrical Engineering

Skills

  • Organizational Leadership
  • Processors
  • System on a Chip (Soc)
  • Manufacturing
  • Product and Test Engineering
  • Testing
  • Management
  • Semiconductor Packaging
  • Product Management
  • Test Engineering
  • Business Planning
  • Semiconductor Process
  • Firmware
  • Application-Specific Integrated Circuits (Asic)
  • Product Development
  • Embedded Systems
  • Product Engineering
  • Cross-Functional Team Leadership
  • Project Management
  • Ic
  • Software Development
  • Strategic Negotiations
  • Strategy
  • Project Planning
  • Field-Programmable Gate Arrays (Fpga)
  • Soc
  • Semiconductors
  • Six Sigma
  • Leadership
  • Competitive Analysis
  • Contract Negotiation
  • Start-Ups
  • Product Lifecycle Management
  • Engineering Management
  • Integration
  • Fpga
  • Asic
  • Debugging
  • Program Management
  • Supply Chain Management

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Apurva Patel — Chief Architect- CTO Office at Renesas Electronics in Santa Clara, CA, US | Unifers