Aparna Elango
- Role
- Member of Technical Staff - Systems Design Engineer at AMD
- Location
- Beaverton, OR, US
- LinkedIn followers
- 500 followers
About Aparna Elango
Actively seeking new opportunities in the field of Verification/Design…
Experience
Member of Technical Staff - Systems Design Engineer
Aug 2022 — Present
Responsible for system level validation for next generation Client products. As part of the pre-silicon emulation team, I am involved in test development, bringup, execution and debug of x86 based system.
Skills
- Verilog
- Linux
- Cadence Virtuoso
- Matlab
- Embedded Systems
- C++
- Unix
- Testing
- Java
- Vhdl
- Shell Scripting
- Cadence Encounter
- Synopsys Tools
- Uvm
- Perl
- Programming
- Cobol
- Python
- C
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.