Antony Elton Olivero
Principal Engineer @Collins Aerospace
Signup · Get unlimited contacts
WORK HISTORY
Principal Engineer @Collins Aerospace
FL, US
AEH Lead – ISS-2100 Integrated Surveillance System Processor Unit (ISSPU)| Design, Verification & CertificationServing as the AEH Lead for the ISS-2100 Configurable Integrated Surveillance System (CISS)—a next-generation integrated solution combining Weather Radar (WxR), Traffic Surveillance (XPDR/Mode S, ACAS/TCAS II, ADS-B In/Out, ASSAP), and TAWS functions within a unified processing architecture. The ISS-2100 consolidates multiple legacy federated units into a scalable, software-configurable surveillance platform for diverse aircraft installations.Client: Boeing, Role: AEH (Airborne Electronic Hardware) Lead, Team Size: 3Key Responsibilities1) DO-254 Level B Project Execution using VHDL; tools included Altera Quartus II, QuestaSim, DOORS, PREP, and SVN.2) Leading AEH design, verification, and certification activities for the ISS-2100 program under DO-254.3) Supporting the development, review, and updates of SOI artifacts across all certification stages.4) Participating in DO-254 compliance planning, formal audits, and cross-functional reviews involving certification authorities.5) Collaborating with avionics, systems engineering, software, safety, and test teams to ensure seamless coordination and alignment of design, verification, and certification objectives.
EDUCATION
MBC COLLEGE OF ENGINEERING & TECHNOLOGY
Bachelor of Technology (BTech), ELECTRONICS & COMMUNICATION
SRM UNIVERSITY,CHENNAI
MTech, VLSI DESIGN
SKILLS
ABOUT ANTONY ELTON OLIVERO
14+ years of Design-Verification and Validation experience in the VLSI industry which includes Aerospace (FPGA Verification w.r.t DO254 Standards) and Consumer Electronics (ASIC/SOC Verification).Summary1) Led/Actively Participated in multiple SOI Audits (SOI 1/2/3/4) for the Certification of Aircrafts (DO254) with FAA and EASA.2) Experience in technically leading, executing and delivering avionics, automotive, communication projects.3) Involved in People management, Project management, Project Planning & Effort Estimations.4) Extensive Experience in Test Plan Development, Test Bench Development, Test Simulation and Analysis, GLS setup, Debug, Code & Functional Coverage Analysis and Hardware Testing.5) Extensive Experience in the Development/Review of PHAC, Requirement Specifications, Design documents and Test cases, Test procedure & Test result documents.6) Sound Skills in Configuration management tools like JAMA, DOORS, MKS and SVN.7) Experience in ARM Cortex M0 based Verification.8) Worked on projects related to Long-Term Evolution (LTE), 4G, 5G and Open Radio Access Network (O-RAN) and projects related to Image/Video Processing Algorithms.9) Worked on standard protocols like ARINC, ETHERNET, UART, I2C, SPI, APB, AHB and AXI.10) Experience in Programming and HDL languages like C, C++, Octave, VHDL, Verilog along with basics of System Verilog & UVM and good understanding of Perl/Shell scripting.11) Ability to work in groups as well as independently with minimum supervision and initiative to learn new technologies and tools quickly.Technical Skills1) Platform: Linux, Windows2) HDL : System Verilog, UVM, Verilog, VHDL3) Programming Languages: C, C++, Octave4) Scripting Languages: Perl, Shell5) Protocols: ARINC, ETHERNET, LTE, UART, SPI, I2C, AMBA APB, AMBA AHB6) Tools: VCS, Modelsim, QuestaSim, ncSim, Certitude, Vivado, GNU Octave7) Standards: DO254, ISO26262
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.