Anoop Sinha
Principal Product Engineering Lead | Semiconductor Engineering Leader | NPI Technical Program Manager | Full Product / Project / Silicon Lifecycle Management | Risk Mitigation & Cost Optimization | ASIC, SoC, MCU
- Role
- Principal Product Engineer at Infineon Technologies
- Location
- Seattle, WA, US
- LinkedIn followers
- 500 followers
About Anoop Sinha
Semiconductor Engineering Leader with 13+ years’ experience specializing as a Technical Program Manager / Technical Product Engineering Lead. I lead by influence, bring clarity in ambiguity and leverage data for solving complex challenges across a semiconductor product development lifecycle, aligning cross-functional teams under high-pressure timelines to meet customer deliverables, quality requirements and project KPIs / metrics. Across all my roles, I have led global collaborations driving test program development (wafer probe and final test), characterization, reliability qualification, silicon bring-up, failure analysis, rapid debug efforts, hardware development and manufacturing enablement.Highlights – Led end-to-end silicon / SoC / ASIC / microcontroller (MCU) development programs from concept through high-volume manufacturing securing design wins worth ~$300M+ revenue Reduced test costs by ~35% through innovative manufacturing solutions and hands-on collaboration driving margin improvements Accelerated time-to-market by upto 6-12 weeks for new silicon by directing early debug, root-cause analysis and cross-team resolution of technical bottlenecks Implemented enhanced framework for executing qualification drift analysis thereby improving reliability of products Partnered with manufacturing teams for bridging gaps in equipment capabilities versus technical requirements to deliver pipeline of future new precision analog SoCsProficient in –• Silicon product lifecycle management driving accelerated time-to-market, early debug, test development, yield enhancements, and costs (COGS) optimizations• Defining and tracking product KPI targets, manufacturing flows and costs (COGS)• SoC / ASIC / MCU component and package qualification definition, execution, and debug• Structured problem solving and RMA handling using 8D/RCCAs, FMEA, DOE, yield pareto, continuous improvements, various FA techniques – driving solutions to fab / design / assembly / test as needed• Manufacturing enablement, including foundry, OSAT readiness assessment and qualification• Technical mentorship, team development, and growth• JMP, PDF Exensio/Spotfire statistical data analysis tools• MS Project, JIRA, Confluence
Experience
Principal Product Engineer
Sep 2023 — Present · Seattle, WA, US
Led global cross-functional teams in delivering multiple automotive high-voltage automotive Programmable-SoC products from definition to production release- Managed program execution, schedules, budget, change control and risk mitigation across multiple projects- Partnered with Technical Marketing and System Architects to define product requirements, ensuring alignment with business and customer goals- Reduced significant test costs, and drove innovative manufacturing solutions, improving product margins and overall profitability by championing cost optimization strategies- Accelerated time-to-market for new silicon by directing early debug through root-cause analysis and enabling early customer samples delivery, securing several critical design wins for the business- Acted as primary technical point of contact for automotive customers, aligning deliverables with customer SOP and presenting progress to senior management- Drove manufacturing readiness, balancing quality, cost, and yield objectives by managing New Product Introduction (NPI) cost metrics through continuous improvement- Mentored and coached junior engineers, cultivating future technical leaders and fostering culture of excellence in group
Education
Arizona State University
M.S.E, Electrical Engineering
2011 — 2012
Birla Institute of Technology and Science, Pilani
B.E. (Hons), Electronics and Instrumentation
2005 — 2009
Skills
- Adcs
- Teradyne J750
- Semiconductors
- Project Planning
- C++
- Mplab
- Project Management
- Project Delivery
- Assembly Language
- Lynium
- Product Development
- Verilog
- C
- Sql
- Analog Circuits
- Vhdl
- New Product Qualification
- Team Management
- Mixed Signal
- Circuit Design
- Ic
- Cadence Virtuoso
- Digital Circuit Design
- New Product Implementations
- Product Management
- Semiconductor Industry
- Microcontrollers
- Matlab
- Java
- New Product Release
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.