Anand Krishna Ghatty
Analog Designer at Olix
- Role
- Analog Design Engineer at OLIX
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
About Anand Krishna Ghatty
M.S. Electrical Engineering, Texas A&M University, College stationWork experience:Worked on the design, layout and characterization of the following blocks-Bunch of Wires (BOW) PHY for Chiplets: High-speed, low-power die-to-die PHYs (within a single package) achieving up to 24 GB/s per line (Samsung 4 nm) and up to 16 GB/s per line (TSMC 4 nm & 12 nm). 12GHz RX Clock receiver 12GHz internal loopback circuits-Digital Automotive Radar: A fully software defined 4D imaging radar-on-chip (RoC) with digital code modulation (DCM) designed in TSMC 28nm HPC Biquad filter + current amplifier DAC mmWave amplitude detector Injection locked oscillator-SerDes: Designed in TSMC 16FFC( & Samsung 14LPP) and compliant with Sas4 and PCIE4 specifications. Voltage mode transmitter Rx termination T-coils-PLL: Wide-Range PLL (Integer & Fractional) & SSCG PLL in TSMC 28HPC, TSMC 40ULP VCO (Ring oscillator up to 4.8GHz) Integer dividers Fractional dividers, Charge pump Level shifters Phase detectors- Developed and verified WREAL model of a TFS Flash Memory- Developed Front-end models and Verification environment for Single/Dual/Multi port memories and Content Addressable Memories.Course projects- Master\'s thesis: Design of a class-AB amplifier for a 1.5 bit MDAC of a 12 bit 100Msps pipeline ADC in IBM 130nm- Designed a 10Gb/s 2-tap FIR + CTLE + 3-tap DFE transceiver in IBM 90nm technology- Designed a 10Gb/s Clock and Data Recovery Circuit compliant with OC-192 in IBM 90nm- Designed a capacitive feedback fully differential amplifier in IBM 180nm - Modeled a 12-bit Continuous-time Sigma Delta modulator in Matlab
Experience
Analog Design Engineer
Mar 2026 — Present · Austin, TX, US
Education
Birla Institute of Technology and Science, Pilani
B.E(Hons.) & M.Sc(Hons.), Electrical and Electronics, Physics
2004 — 2009
Texas A&M University
Master's degree, Analog & Mixed Signal Engineering
2013 — 2015
Skills
- Rtl Design
- Functional Verification
- Cadence Virtuoso
- Vlsi
- Analog
- Verilog
- Matlab
- Mixed Signal
- Dft
- Digital Signal Processors
- Analog Circuit Design
- C
- Asic
- Perl
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.