Aman Chugh
Analog Design Lead at NXP Semiconductors
- Role
- Lead Design Engineer at 恩智浦半导体
- Location
- Varanasi, UP, IN
- LinkedIn followers
- 500 followers
Experience
Lead Design Engineer
Apr 2024 — Present
Analog and Mixed Signal Design Technical Skills Experience in High Speed CML based Transmitter & Receiver Design (operating frequency – 12Gbps)• High Speed LVDS TX and RX Design (operating frequency – 2.5Gbps)• IO Protocols : IIC, I3C, SDIO, SPMI, GPIO in different technology nodes (16nm Finfet, 22nm FDXP, 28nm etc)• Low Leakage Reference Generator Design• Reliability, Ageing, EMIR Analysis, Layout & Parasitic Optimization, ESD Implementation, Verilog• Tools: Virtuoso Schematic Editor, ADE assembler, Spice Simulators, Adobe Framemaker, HFSS, Management Skills Lead & mentor a team of 3-4 Publications Patents – 1, Journal Papers – 3, Conference Papers - 3
Education
Indian Institute of Technology (Banaras Hindu University), Varanasi
M.Tech, Microwave Engineering
2017 — 2019
Punjabi University, Patiala
Bachelor of Technology (B.Tech.), Electrical, Electronics and Communications Engineering
2012 — 2016
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.