Avinash Lingamneni
- Role
- Architecture and Design Engineer for Tpus at Google
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Avinash Lingamneni
I lead all TPU compute pathfinding and architecture definition at Google, setting the…
Experience
Architecture and Design Engineer for Tpus
Nov 2017 — Present
Working on architecture and design of cloud TPUs for accelerated machine learning.
Skills
- Eda
- Wireless Communications Systems
- Debugging
- C++
- Hardware Architecture
- Rtl Design
- Semiconductors
- Embedded Systems
- Linux
- Python
- Wireless
- Verilog
- C
- Neural Networks
- Synopsys Tools
- Vlsi
- Ic
- Algorithms
- Programming
- Fpga
- Pcb Design
- Digital Signal Processors
- Data Structures
- Soc
- Processors
- Signal Processing
- Image Processing
- Circuit Design
- Internet of Things
- Shell Scripting
- Fpga Prototyping
- Perl
- R&D
- Integrated Circuit Design
- Vhdl
- Machine Learning
- Electronics
- Tcl
- Digital Electronics
- Cadence Tools
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.