Akshay Anup Vartak

DV @ Google-TPU |Ex-Apple |Ex-Intel | USC

Role
Asic Design Verification Engineer at Google
Location
San Jose, CA, US
LinkedIn followers
500 followers

About Akshay Anup Vartak

I am currently working at Google in the TPU DV team. Briefly worked as a Design Verification-ICT3 Engineer in the Wireless SoC team at Apple. Worked on verifying CPU subsytem and Power manager. For almost 5 years, I worked at Intel as a SoC Logic Design Engineer specifically doing SoC verification of Power Management Controller. I graduated from the University of Southern California majoring in Computer Engineering

Experience

  1. Asic Design Verification Engineer

    Google

    Mar 2026 — Present · Sunnyvale, CA, US

Education

  • University of Southern California

    Master of Science - MS, Computer Engineering

    2018 — 2019

  • Vellore Institute of Technology

    Bachelor of Technology, Electrical, Electronics and Communications Engineering

    2013 — 2017

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Akshay Anup Vartak — Asic Design Verification Engineer at Google in San Jose, CA, US | Unifers