Akshay Sharma
PCIE & CXL, system verilog and UVM
- Role
- System-on-chip Design Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Akshay Sharma
PRE-Silicon verification engineer, Worked on verification of next-gen based PCI-E & CXL Subsystem, Experienced in developing OVM/UVM verification environment for Sub System.Master\'s thesis- worked on designing power MOSFET, zero current detector and ramp oscillator for DC-DC high voltage buck convertor using TSMC process.
Experience
System-on-chip Design Engineer
Jul 2018 — Present · Bengaluru, IN
Worked on PCI-E & CXL-based subsystems.
Education
Indian Institute of Technology, Kharagpur
Master’s Degree, signal processing
2016 — 2018
College Of Technology, G.B.P.U.A&T, Pantnagar
Bachelor’s Degree, Electrical Engineering
2012 — 2016
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.