Akshay Patharkar

System-on-Chip Design Engineer at Intel Corporation

Role
System-on-chip Design Engineer at Intel
Location
Bengaluru, IN
LinkedIn followers
500 followers

About Akshay Patharkar

Two plus years of working experience in Intel Bangalore as a Front End Design engineer. Currently involved in writing SoC level as well as IP level UPF and running low power linting tools such as VCLP. Also working on RTL integration related work. Holds an M.Tech degree focused on Integrated Electronics and Circuits (VLSI) from VIT, Vellore and B.E Electrical from Pune University.

Experience

  1. System-on-chip Design Engineer

    Intel

    Jul 2020 — Present · Bengaluru, IN

Education

  • Vellore Institute of Technology

    Master of Technology - MTech

    2018 — 2020

  • Bhausaheb Firodiya High School

    Ssc

    2005 — 2010

  • University of Pune

    BTech - Bachelor of Technology

    2013 — 2017

  • Fergusson College

    HSC

    2010 — 2012

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Akshay Patharkar — System-on-chip Design Engineer at Intel in Bengaluru, IN | Unifers