Akash Sankannavar
MTS Silicon Design Engineer at AMD
- Role
- Mts Silicon Design Verification Engineer at AMD
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Akash Sankannavar
Master\'s degree in Electrical Engineering from San Jose State University with a specialization in Digital Design Verification.•1 year of post silicon validation experience. •5 years of industry experience in RTL Design, UVM, System verilog Assertions and coverage.Knowledge of USB Type A 2.0, Type C protocol and USB Power Delivery. Technical Skills: •EDA tools: GTKWave, NCVerilog, Simvision. •Languages: Verilog HDL, System Verilog, UVM, C, C++, Shell scripting. •LAB tools: Oscilloscopes, Multimeters, Logic Analyzers, Frequency Generators, Industry-standard test fixtures.
Experience
Mts Silicon Design Verification Engineer
Jun 2025 — Present · San Jose, CA, US
Education
Visvesvaraya Technological University
Bachelor of Engineering, Electrical and Electronics Engineering
2014 — 2018
San José State University
Master of Science - MS, Electrical and Electronics Engineering
2018 — 2020
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.