Aishwarya K R
VLSI Design Enthusiast | ECE Graduate | Advanced VLSI Design & Verification Trainee @ Maven Silicon | Digital Design | RTL Coding | Verilog/SystemVerilog/UVM | Open to VLSI Opportunities
- Role
- Advanced Vlsi Design and Verification Trainee at Capgemini Engineering
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Aishwarya K R
Design Verification Engineer at Capgemini Engineering with a strong focus on front-end…
Experience
Advanced Vlsi Design and Verification Trainee
Jan 2025 — Present · Bengaluru, IN
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.