Aditya Gollapilli
Full Chip Design Verification Engineer at Google, Banagalore
- Role
- Full Chip Design Verification Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Aditya Gollapilli
ASIC/FPGA Front - End Design and Verification
Experience
Full Chip Design Verification Engineer
Oct 2021 — Present · Bangalore Urban, IN
Education
Maven Silicon
VLSI Design and Verification, VLSI
2016 — 2016
Andhra University
Master of Technology (MTech), vlsi
2013 — 2015
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.