Abhishek Kushwaha
Entry-Level Design Verification Engineer | RTL Design | Verilog/SystemVerilog | UVM | CDAC VLSI
- Role
- C-dac Acts - Pune at C-Dac Acts - Pune
- Location
- Surat, GJ, IN
- LinkedIn followers
- 500 followers
Information TechnologyView LinkedIn profile
About Abhishek Kushwaha
I’m a passionate VLSI enthusiast with a PG Diploma in VLSI from CDAC and a B.E. in…
Experience
C-dac Acts - Pune
Present
Education
Centre for Development of Advanced Computing (C-DAC)
PG Diploma, VLSI
GOVERNMENT ENGINEERING COLLEGE, BHARUCH 014
B.E., Electrical, Electronic and Communications Engineering Technology/Technician
2019 — 2023
Maliba Education Academy
High School, Science
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.