Abhishek Maurya
Physical Design Engineer at Intel | STA, Timing ECO, Flow automation | VLSI Webinar
- Role
- Soc Design Engineer at Intel
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
About Abhishek Maurya
I always believed “Technology can solve the world’s big challenges” and with Technology, we can make this world a better place to live. Ever since I was a kid, I was very much interested in solving problems, puzzles and repairing home appliances although with very little success rate but it helped me in realizing what I truly want to do with my life. Gold medal in National Cyber Olympiad made my determination even stronger. Started my career as an Electrical Engineer, got passionate by VLSI in between and I started my journey of M.Tech in VLSI & Embedded system from Defence Institute of Advanced Technology, Pune. GATE exam preparation helped me in making my analog and digital electronics fundamental stronger and eventually qualified GATE with 97.8 %tile. I started my coding journey quite late but since then it’s been a roller coaster ride. With this diverse background, I worked in several projects and participated in national level competitions like Texas Instruments IICDC contest. Currently, I’m working at INTEL as SoC Design Engineer. Working in STA, Timing ECO & design quality. I love connecting with new people and getting more exposure. So feel free to connect.
Experience
Soc Design Engineer
Jun 2021 — Present · Bengaluru, IN
Education
Defense Institute of Advanced Technology (DIAT), DU, DRDO
Master of Technology - MTech, VLSI and embedded system
2019 — 2021
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.