Abhishek Kumar
Senior Design Verification Engineer at Digicomm Semiconductor | VLSI | RTL | Verification
- Role
- Design Verification Engineer at NXP Semiconductors
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Abhishek Kumar
DOMAIN - ASIC/FPGA front-end Design and Verification.SKILLS - Verilog | System Verilog | UVM | C language | OOPS Concepts | Code Coverage | Functional Coverage | Scripting Language - PERL | Operating System - Linux, Windows TOOLS - Cadence SimVision | Xcelium | IMC | Synopsys Verdi | Vmanager |
Experience
Design Verification Engineer
Jul 2023 — Present · Bengaluru South, IN
Education
BIT Sindri
Bachelor's degree
2013 — 2017
National Institute of Technology Kurukshetra
Master of Technology - MTech
2019 — 2021
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.