Abhishek Komanpally
Physical design engineer @intel | Passionate about precision in Semiconductor Design
- Role
- Physical Design Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Abhishek Komanpally
Basics of MOS Transistor, CMOS and Fabrication process.•Knowledge on second order effects of MOSFET.•Standard cell design and Stick diagrams.•Good understanding in Analog layout concepts i.e. Process Variations, LDE, Matching Techniques•Sign Off checks involving DRC, LVS, EM-IR, DFM, HV-DRC, ANTENNA and Latch-up.•Noise mitigation techniques to avoid noise interface.
Experience
Physical Design Engineer
Mar 2024 — Present · Karnataka, IN
Education
Vaagdevi College of Engineering
Bachelor of Technology - BTech
2019 — 2023
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.