Abhighna Reddy Pannala

Abhighna Reddy Pannala

Actively Looking for new position | Embedded & VLSI Design Engineer | Embedded C | C++ | Verilog | SystemVerilog | Python | Shell Scripting | Cadence Virtuoso | Synopsys DC | Xilinx Vivado | ModelSim | Xilinx FPGA ||

Role
Fpga Engineer at GE Vernova
Location
New York, NY, US
LinkedIn followers
500 followers

About Abhighna Reddy Pannala

With over 4 years of experience in Embedded Systems, VLSI Design, and Semiconductor…

Experience

  1. Fpga Engineer

    GE Vernova

    Sep 2025 — Present · Schenectady, NY, US

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Abhighna Reddy Pannala — Fpga Engineer at GE Vernova in New York, NY, US | Unifers