Aastha Kanupriya
Design Verification Engineer at Capgemini Engineering
- Role
- Design Verification Engineer Vlsi at Capgemini Engineering
- Location
- Faridabad, HR, IN
- LinkedIn followers
- 500 followers
About Aastha Kanupriya
Aastha is a Design Verification Engineer and specialises in Functional Verification. She has 3+ years of hands-on experience in the semiconductor industry (VLSI). She is presently working at Capgemini engineering.She has been actively involved in Memory Subsystem verification and in chiptop verification where she worked on GPIO test closure which have very short deadline. She actively works with other team members and spend extra time hours to close the tasks.She is excellent in communicating with other teams, Improve or use the technical terminology which will better/quickly communicate the intent. She involves actively with team lead and take up new tasks at each opportunity.
Experience
Design Verification Engineer Vlsi
Apr 2022 — Present · Noida, IN
Education
Echelon Institute of Technology
Bachelor of Technology - BTech
2016 — 2020
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.