Abhishek Bhat
Semiconductor Process Engineer | Life Sciences | Programming | Research & Development
- Role
- Senior Process Engineer at Yield Engineering Systems
- Location
- Fremont, CA, US
- LinkedIn followers
- 500 followers
About Abhishek Bhat
I am a researcher and process engineer with a background in electrical engineering, materials sciences and biomedical engineering. Experienced in semiconductor nanomembrane (NM) technology, data analysis, process development and customer interactions. Proven record of new product introduction and intellectual property generation. Skilled in micro fabrication, BioMEMS, programming and system design. Experience working on multi-disciplinary projects with global collaborators and customers.Laboratory Cleanroom micro fabrication including lithography, chemical bench, dry and wet etching, metal deposition, sputtering and lift-off- Si and Ge growth using MBE- Characterization instruments such as Raman, X-ray diffraction and scanning probe microscopy- Standard electrical measurements- Cell culture and planar patch clamping- PDMS soft lithography and microfluidics- Solidworks and machining for designing layouts and structures- Transfer techniques for graphene and other semiconductor membranesSoftware Simulation and analysis: Matlab, COMSOL, Ansys HFSS, Agilent ADS, Origin, SolidworksProgramming: JAVA, C, C++, Visual Basic, PL/SQLDatabases: Oracle, MS Access, MySQL, MSSQLGeneral: MS Office, LATEX, Linux, HTML
Experience
Senior Process Engineer
Jan 2020 — Present · CA, US
Developing new applications and processes for wider use of YES products− Assisting in design of v3.0 of batch anneal system as lead process engineer for performanceenhancement− Developing in house capabilities and procedures for lithographically patterning polyimide (PI)films in order to eliminate dependencies on external suppliers for film quality measurements− Developing new processes and establishing BKMs by studying heat transfer and gas flow dynamicsto improve PI film quality and throughput− Presenting technology development findings to both internal stakeholders as well as customers forenhancing their knowledge about the YES batch anneal tool− Serving as a primary process contact for key customers to address their process challenges− Generating DoEs and rapid data analysis tools using excel macros and Matlab in order toautomate repetitive tasks− Tuned PID controllers and optimized thermal profiles on v2.0 of batch anneal systems to achievebetter tool performance− Met extremely tight process qualification schedules to achieve on time product shipments
Education
University of Mumbai
B.E., Electronics and Telecommunication
2001 — 2005
University of Wisconsin-Madison
Master of Science (MS), Electrical Engineering
2008 — 2009
G.N. Khalsa College of Arts, Science and Commerce
High School
1999 — 2001
University of Wisconsin-Madison
Doctor of Philosophy (PhD), Electrical Engineering
2009 — 2014
St. Paul High School
Primary and Secondary School
1987 — 1999
Skills
- Mysql
- Rf Design
- Comsol
- Crystal Reports
- Birt Reporting
- Microsoft Office
- Java
- Cell Culture
- Oracle
- C++
- Unix Shell Scripting
- Vba
- C
- Programming
- Soft Lithography
- Mssql
- Pl/Sql
- Microfluidics
- Latex
- Circuit Design
- J2ee Application Development
- Ms Access
- Matlab
- Html
- Laser Operation
- Planar Patch Clamping
- Clean Room
- Javascript
- Simulations
- Micro Fabrication
- Visual Basic
- Ansys Hfss
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.